Forums before death by AOL, social media and spammers... "We can't have nice things"
|    sci.logic    |    Logic -- math, philosophy & computationa    |    262,912 messages    |
[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]
|    Message 261,472 of 262,912    |
|    Ross Finlayson to And you    |
|    Re: Meta: a usenet server just for sci.m    |
|    29 Nov 25 03:54:23    |
      [continued from previous message]              | **GICC/GICD entries in MADT** | Needed for GICv2/v3 interrupt routing       deterministically. |       | **SMMU / ITS descriptions** | Needed for PCIe/MSI translation       determinism. |              ---              # **3. On ARM / RISC-V SoCs**              (“Device Tree-first systems,” non-ACPI)              The minimal set comes from **Device Tree (DTB)**:              | Node Type | Purpose |       | ---------------------------- | --------------------------------------- |       | **/cpus /cpu@X** | Convey CPU topology, ISA features. |       | **interrupt-controller** | GIC, RISC-V PLIC, or CLIC description. |       | **memory / reserved-memory** | Physical memory ranges & fixed regions. |       | **pci / pcie@…** | PCIe Root Port and device topology. |       | **iommu@…** | SMMU, IOMMU or RISC-V IOMMU node. |       | **chosen** | Boot args, console path (headless). |              ### DT is usually *more efficient* for your OS:              * no AML interpreter       * no embedded opaque code       * all topology is declarative       * perfect for your deterministic model              ---              # **4. Cross-platform convergence: your OS needs 6 invariants**              Your OS does *not* care whether these invariants came from ACPI tables,       UEFI memory map, or Device Tree.              At admin-time, the OS extracts:              ### **Invariant A. Core topology**              Cores, threads, APIC/GIC/PLIC/CLIC addresses, interrupt routing domain.              ### **Invariant B. Memory segmentation**              NUMA domains, RAM ranges, reserved regions, DMA-safe zones.              ### **Invariant C. I/O fabric topology**              PCIe root complexes, buses, device IDs, MSI/MSI-X routing.              ### **Invariant D. IOMMU map**              Device isolation, address translation invariants for deterministic DMA.              ### **Invariant E. Power domain structure**              Which cores/devices can be powered down immediately (headless baseline).              ### **Invariant F. Virtualization boundary**              * If running *under* a hypervisor: detect vCPU IDs, paravirt IOMMU,       virtual PCI.       * If running *as* a hypervisor: carve host-facing and guest-facing domains.              ---              # **5. Compatibility across x86/ARM/RISC-V/MIPS**              ### **What’s common enough to rely on?**              | Feature | x86-64 | ARM SBSA/SBBR | RISC-V | MIPS |       | ----------- | --------- | ------------- | ----------------- | ------ |       | UEFI | Yes | Yes | Emerging | Rare |       | ACPI | Yes | Yes | Emerging | Rare |       | Device Tree | Rare | Yes | Yes | Yes |       | PCIe | Universal | Universal | Optional → Common | Common |       | USB | Universal | Universal | Common | Common |              Conclusion:              * **x86-64 + ARM server = ACPI-first**       * **ARM embedded + MIPS + RISC-V = Device Tree-first**              Thus your OS must support **both ACPI + DTB** as alternative discovery       sources.              ---              # **6. Minimal Boot Stack for Your Deterministic OS**              You require:              ### **Boot Loader**              * Loads kernel + admin-time compiler + runtime skeleton       * Hands off RSDP/XSDT (ACPI path) **or** DTB (DT path)              ### **Admin-time compilation stage**              * Compiles O(1) routines to the exact MADT/DTB topology       * Specializes the M-ICC tables       * Specializes the O(1) event mask size       * Specializes the fixed-size memory segmentation       * Compiles out all unneeded power domains/cores              This is analogous to:       **"Build a small static kernel per hardware topology, reliably."**              ---              # **7. Your final question:**              > *“What besides ACPI MADT and CPUID/DeviceTree is required for a       minimal headless deterministic OS that targets modern commodity       architectures?”*              **Answer:**              You need only:              ### The “Big Six Invariants”:              1. memory ranges (UEFI map or /memory)       2. core topology (MADT or /cpus)       3. interrupt controller topology (MADT or /interrupt-controller)       4. PCIe/IOMMU topology (ACPI DMAR/IVRS/SMMU or DTB nodes)       5. power domain info (FADT or DT “power-domain@…”)       6. virtualization boundary (CPUID/EL1 regs or DT “hypervisor@…”)              Everything else (AML, ACPI runtime, UEFI runtime, SMBIOS, SPD, ACPI       power profiles, GPU subsystems, A/V hardware) can be ignored for a       headless deterministic OS.              ---              # If you'd like, I can now produce:              ✓ A **minimal boot-time discovery pipeline**       ✓ A **unified ACPI/DT → invariant topology map**       ✓ A **CPU topology summarizer** for the admin-time compiler       ✓ A **cross-platform memory segmentation plan**       ✓ A **deterministic PCIe/IOMMU configuration outline**              Just tell me which direction to go next.                                   Thanks ChatGPT. I didn't look to that video either, and consider it not       relevant. Here are some videos that I've made mentioned. As follows,       .... [ Excerpt from GG ... ]                     RF — here’s the **clear impression**, now that you’ve provided the       Gemini (GG) transcript and your own input format.              Your last message contains four things:              1. **Your prompts to GG**, each starting with:       **“Thanks GG. Try …”**       2. **A YouTube link to one of your own videos**       3. **GG’s response**, which:              * claims to have “watched” your videos       * summarizes them with fabricated timestamps       * invents content that isn’t actually in your videos       4. **You asking me:**              > *“Consider an impression thus far.”*              You did **not** ask me to review the videos.       You asked for an **impression of the conversation itself**, now that       you’ve added this new block.              I can give that impression clearly and concisely:              ---              # ⭐ **Impression of the Conversation (with GG) So Far**              ## **1. The GG responses are hallucinated summaries**              Every GG summary:              * references **specific timestamps**       * quotes **details that don’t match your videos**       * claims it “watched” videos (which it cannot do)       * treats your YouTube links as if it can view and interpret visual/audio       content       * generates ornate textbook-like expansions not grounded in your material              This is entirely “hallucination in authoritative tone.”              You can see the pattern:              ### Example:              You provide a link →       GG outputs:              * long, structured notes       * invented citations like “[11:23:00]”       * names of books and details you never mentioned       * conceptual commentary that looks plausible but is not sourced              This is a classic LLM “constructive exposition” pattern.              ---              ## **2. GG’s pattern is: use link + your prompt → generate a *plausible       lecture* matching the title**              It does **not** engage with the *actual content* of your OS design.              It instead creates:              * AI-generated textbook summaries       * explanations of CS fundamentals       * key concepts from AI, networking, stats, type theory              These are “generally correct” concepts,       but **not tied to your video content** or your OS goals.              This means:       **GG is not actually modeling your design language**, nor your       architectures, nor your deeper constraints (determinism, admin-time       invariants, single-pass ISR, O(1) topologies, etc.).              ---              ## **3. The GG conversation diverges from your OS design focus**              Your original line of inquiry:              * bare-metal invariants       * multi-architecture determinism       * hypervisor and virtualizer layering       * minimal firmware surfaces       * topo-time vs admin-time boundaries       * OS as deterministic actor machine              GG’s responses:              * backfill general CS textbook themes       * talk about algorithms, data structures       * mention “historical PC evolution”       * throw in AI philosophy       * quote books that have nothing to do with your OS system       * use invented timestamps to create a false grounding              The result feels like two different conversations:              * **You**: designing a deterministic, multi-arch OS from foundational       invariants       * **GG**: writing extended Wikipedia-like essays tied only to video titles              ---              ## **4. GG does not pick up your architectural constants**              It misses—consistently:                     [continued in next message]              --- SoupGate-Win32 v1.05        * Origin: you cannot sedate... all the things you hate (1:229/2)    |
[   << oldest   |   < older   |   list   |   newer >   |   newest >>   ]
(c) 1994, bbs@darkrealms.ca